AbstractÐA new ESD protection design by using the well-coupled ®eld-oxide device (WCFOD) is proposed to protect the slew-rate-controlled output buer in a 0.5 mm P-well/N-substrate CMOS SRAM technology. The ESD transient voltage is coupled to the P-well of the ESD protection ®eld-oxide device through a parasitic capacitor to trigger on the bipolar action of the ®eld-oxide device. The ESD trigger voltage of the WCFOD can be lowered to below the snapback-breakdown voltage of the output NMOS transistor, so it provides eective ESD protection for the slew-rate-controlled output transistors without causing any degradation on the circuit performance. The coupling capacitor is made by inserting a poly layer right under the wire-bonding metal pad without the increase of layout area. A modi®ed WCFOD structure is also proposed for output ESD protection in deep-submicron CMOS technology with polycide or salicide processes. Three conventional output ESD protection designs with the series resistor, the double-diode structure, and the ®eld-oxide device, are also made for comparison. Five test chips with the same 256 K SRAM core but only dierent output ESD protection designs have been fabricated in a same wafer to practically verify the ESD protection eciency of this proposed WCFOD and modi®ed WCFOD structures. #
INTRODUCTION
Electrostatic discharge (ESD) robustness of CMOS ICs had been found to be seriously degraded by the advanced submicron or deep-submicron CMOS technologies [1±3] . Especially, the drains of output transistors are often directly connected to the output pad to drive external load, so the output transistors are more sensitive to ESD stresses. In CMOS ICs, the output transistors had been conventionally used as ESD protection elements to protect the ICs and themselves. In order to improve ESD protection capability and also to drive/sink current to/from the external heavy load, the output transistors are generally designed with larger device dimensions. But, even with such larger device dimensions, the ESD reliability of output buers is still much degraded by the advanced CMOS technologies [4±6] . One of the most important eects to degrade ESD robustness of output transistors is the LDD structure[1±6], which had been widely used in submicron CMOS devices to overcome the hot-carrier issue [7±9] . To improve ESD robustness of CMOS output buers, some submicron CMOS technologies include an extra``ESD implant'' mask into process¯ow to make a stronger device structure for ESD protection [10±13] . But, the cost of IC fabrication is also increased by the additional mask and process steps.
To improve ESD robustness of the output transistors, the symmetrical layout structure is much emphasized to realize the large-dimension output transistors by ensuring the uniform turn-on phenomenon along the multiple ®ngers of an output transistor [14±16] . To more emphasize the uniform turn-on phenomenon among the multiple ®ngers of an output NMOS, a dynamic gate-coupling design was reported to couple ESD transient voltage to the gate of output NMOS to achieve uniform ESD power distribution on the large-dimension output NMOS [16±18] . But in many practical applications, the output buers with large device dimensions are often designed by the slew-rate-controlled technique to reduce the switching noise and the ground-bouncing level [19±25] . The poly gates of the slew-ratecontrolled output NMOS is not in parallel to each other but in series to each other. A typical layout example of a slew-rate-controlled output NMOS is shown in Fig. 1(a) , and the equivalent circuit diagram is shown in Fig. 1(b) . There exists a series resistor between the gates of every two adjacent ®n-gers of the output NMOS. These series resistors are designed to cause a time delay to one-after-one turn on the ®ngers, so the di/dt switching noise due to the turn-on of the output NMOS can be reduced. But in the slew-rate-controlled output buer with series poly-gate connection, the uniform turn-on phenomenon of the ®nger-type output NMOS becomes absent. Due to the non-symmetrical resistance on the poly gate of each ®nger of the slewrate-controlled output NMOS, the RC time constants among the ®ngers are quite dierent even if the gate-coupling design[16±18] is used to enhance the turn-on uniformity. This generally causes a very low ESD withstand level for a slew-rate-controlled output transistor even with a large device dimension.
Another commonly-used method to improve the ESD withstand level of output buers is to adopt additional ESD protection elements to the output buers[26±31]. The schematic circuit of a slew-ratecontrolled output buer with the additional ESD protection element is shown in Fig. 2 , where the ESD protection element is added between the output buer and the output pad. In[26±28], the drain of output NMOS is connected to the output pad by means of an extra resistor to improve its ESD robustness. This series resistor is used to limit ESD current toward output transistors, but they also limit the driving/sinking capability of output transistors. The timing speci®cation of the output signal is also delayed by the series resistor. In [28±30] , an extra n-type ®eld-oxide device (or a lateral n±p±n bipolar junction transistor) was placed in parallel with the output NMOS to improve ESD robustness of the output buer. Because there is no LDD peak structure in the drain/source regions of the ®eld-oxide device, the ESD failure threshold of a ®eld-oxide device is generally higher than that of a thinoxide NMOS with the same device dimension. But the snapback-breakdown voltage of the ®eld-oxide device is higher than that of a short-channel thinoxide output NMOS, the output NMOS could be ®rst damaged before the ®eld-oxide device is turned on in the ESD stress conditions. To eectively protect the output buer by using the ®eld-oxide device, a series resistor has to be inserted between the output buer and the ®eld-oxide device. A schematic circuit of such design is shown in Fig. 3 . If the series resistor R is too small, the ESD current could be still ®rst discharged through the output NMOS rather than the ®eld-oxide device. In [31] , a ®eld-oxide device is placed in parallel with the output NMOS, as well as the drain of output NMOS is modi®ed with a series N-well resistor as that of [27] . With the suitable large resistor R, the ®eld-oxide device can be turned on to bypass ESD current before the output transistor is damaged. But the series resistor will much degrade the circuit performance on the driving/sinking capability and the output timing, especially in the slewrate-controlled output buer.
If the turn-on voltage of the ®eld-oxide device can be lowered below the snapback-breakdown voltage of the short-channel output transistor, the series resistor between the output transistor and the output pad can be removed. Therefore, the ®eld-oxide device can perform excellent ESD protection for the output buer without increasing much layout area to the pad, as well as the output driving/ sinking capability is not degraded. In this paper, a well-coupled technique is proposed to reduce the turn-on voltage of the ®eld-oxide device. With a lower turn-on voltage, this well-coupled ®eld-oxide device can oer excellent ESD protection for the slew-rate-controlled output buer alone without using the series resistor between the output transistor and the output pad.
DEVICE CHARACTERISTICS OF THE FIELD-OXIDE DEVICE
The device structure of an n-type ®eld-oxide device in a P-well is shown in Fig. 4(a) . The initial breakdown voltage (current) of the ®eld-oxide device with a 0 V bulk (P-well) voltage is 13.0 V (3.9 mA), and the minimum holding voltage (current) of its snapback region is 7.8 V (6.5 mA). With such a 13 V breakdown voltage, the ®eld-oxide device needs the help of a series resistor R to protect the output NMOS as that shown in Fig. 3 .
If some voltage bias is added to the P-well of the n-type ®eld-oxide device, the breakdown behavior of the ®eld-oxide device becomes quite dierent. Figure 4 (b) shows the setup to measure the breakdown characteristics of the n-type ®eld-oxide device with dierent P-well biases. The bulk (P-well) of ®eld-oxide device is biased with dierent positive voltages and the measured results are shown in Fig. 4(c) . The increase of voltage step on the P-well bias is 0.1 V in Fig. 4(c) . As the P-well bias is increased above 0.6 V which is near to the cut-in voltage of the base-emitter junction, the snapbacktrigger voltage is signi®cantly reduced. If the P-well bias is increased above 0.8 V, the lateral bipolar action in the ®eld-oxide device is fully turned on when its drain bias is still in the low voltage region. As the drain bias increases higher, the turned-on ®eld-oxide device ®nally enters into its snapback region. The relation between the P-well bias and the trigger voltage for the ®eld-oxide device entering into the snapback region is shown in Fig. 5 . The snapback-trigger voltage of the ®eld-oxide device is signi®cantly reduced as the P-well bias is above 0.6 V. As the bias voltage is up to 0.8 V, the snapback-trigger voltage is lowered to only about 8 V.
With such a lower snapback-trigger voltage, the ®eld-oxide device can provide eective ESD protection to the slew-rate-controlled output buer without adding any series resistor to the drain of output transistors. To investigate the ESD performance of the ntype ®eld-oxide device with dierent P-well biases, the TLPG (Transmission-Line Pulse Generator) [32, 33] is used to measure the It2 (secondary breakdown current) of the ®eld-oxide device. The It2 of a device, which is measured by the TLPG pulse with a pulse width about 100 ns, is proportional to the HBM (human body model) ESD failure threshold of the device with a factor of about 1500 [13] . A device with a higher It2 can sustain higher ESD voltage [13, 34, 35] . The TLPGmeasured snapback behaviors of an n-type ®eld-oxide device with dierent substrate biases are shown in Fig. 6 , where an output NMOS with zerovoltage substrate bias is also measured as a reference. The dependence of It2 per channel width on the substrate bias is shown in Fig. 7 . The output NMOS with a 0 V substrate bias has an It2 of 4.8 mA/mm in the 0.5 mm SRAM CMOS process. The It2 of the ®eld-oxide device with a 0 V substrate bias is 9.0 mA/mm, but the It2 is increased to 18.2 mA/mm when the ®eld-oxide device has a substrate bias of 0.8 V. In Fig. 7 , the It2 (mA/mm) of the ®eld-oxide device with a substrate bias above 0.6 V is about four times greater than that of the output NMOS in the 0.5 mm SRAM CMOS process. This implies that the ®eld-oxide device with a substrate bias greater than 0.6 V can provide four times higher ESD failure threshold than the output NMOS per channel width. Through detailed investigation on the device characteristics, the snapback-trigger voltage of the ®eld-oxide device can be lowered by increasing the substrate bias, as well as the It2 and the ESD failure threshold of the ®eld-oxide device can be signi®-cantly increasing by the substrate bias. If the P-well potential of the n-type ®eld-oxide device can be increased under the ESD stress conditions, the ®eld-oxide device can be triggered on with a lower trigger voltage to protect the slew-rate-controlled output NMOS without adding the series resistor R. Moreover, the ®eld-oxide device with a positive Pwell bias can provide much higher ESD failure threshold, therefore the device size of the ®eld-oxide device used to protect the output NMOS can be reasonably reduced to save the layout area. If some suitable ESD transient voltage can be coupled to the P-well of the ®eld-oxide device, the ®eld-oxide device can be fully turned on to bypass ESD current before the output transistors are damaged by ESD pulse. This is the basic concept to design the ecient ESD protection for output buers with the proposed well-coupled technique [36] .
ESD PROTECTION FOR SLEW-RATE-CONTROLLED OUTPUT BUFFER
The slew-rate-controlled output buer of a 256 K high-speed SRAM product includes a pull-up NMOS device, MN1, and a pull-down NMOS device, MN2. A resistor R1 of 30 O connected between the drain of MN1 and VDD is used to limit the short-circuit transient current when the MN1 and MN2 are both turned on during logic transition. An NMOS rather than a PMOS device is used as the pull-up transistor to save layout area of the output buer, because the output driving current of an NMOS device can be 2±3 times higher than that of a PMOS device under the same device dimension. Another reason is due to the consideration of VDD-to-VSS latchup issue. If a PMOS device is used as the pull-up output transistor, the double guard rings to surround both output PMOS and NMOS devices as well as a wider spacing to separate these two dierent output transistors have to be added into the layout. Thus, the layout area will be much increased. For IC products, especially in SRAM ICs, the chip size is expected to be as small as possible. With both considerations on output driving capability and chip size, the device dimensions (W/L) of MN1 and MN2 in this SRAM output buer are designed as 281/1.0 and 256/1.0 (mm/mm), respectively. There are four dierent modes of ESD events on a pin of IC [37] . The PS-mode ESD stress, a positive ESD voltage on the output pad with relatively grounded VSS but VDD¯oating, has been found to be the worst case of ESD stress on the SRAM output buer due to the snapback breakdown of output NMOS. The PS-mode ESD failure voltage of such a slew-rate-controlled output buer is only around 1 kV in HBM (human body model) ESD testing, but its NS-mode ESD failure voltage can pass above 8 kV. The NS-mode ESD stress is tested by applying a negative ESD voltage to the output pad with relatively grounded VSS but VDD¯oat-ing. The asymmetrical connection on the poly gates of the slew-rate-controlled output transistors leads to a much lower ESD failure voltage. The ESD failure threshold of a output pad is de®ned as the lowest ESD failure voltage of the four modes of ESD stresses, so the most important work of ESD protection for such a slew-rate-controlled output buer is to improve the ESD failure voltage of output transistor under the PS-mode ESD stress.
ESD protection with well-coupled ®eld-oxide device
The proposed output ESD protection with the well-coupled field-oxide device (WCFOD) for slewrate-controlled output buer is shown in Fig. 8(a) , and the corresponding schematic cross-sectional view of this WCFOD is shown in Fig. 8(b) . In Fig. 8(b) , the ®eld-oxide device is formed by the N+ diusions which are close to each other in a separated P-well. This separated P-well is connected to VSS through a resistor Rp. A capacitor Cp is connected from the output pad to the separated Pwell to perform the well-coupled function under the PS-mode ESD stress.
The operating principles of the WCFOD in the ESD stress condition is illustrated in Fig. 9 . While the PS-mode ESD voltage occurs on the output pad as shown in Fig. 9(a) , some positive ESD transient voltage will be coupled to the separated P-well through the capacitor Cp. The P-well is the base of the lateral bipolar transistor in the ®eld-oxide device, which is marked as the node VB in Fig. 9(a) . This coupled positive ESD transient voltage in the separated P-well is sustained longer in time by the resistor Rp. Due to the positive voltage in the separated P-well, the bulk-to-source junction of the ®eld-oxide device is forward biased. This leads to the lateral bipolar action in the ®eld-oxide device to happen earlier with a turn-on voltage much lower than its breakdown voltage. The schematic voltage waveforms on the node VB in the WCFOD during the PS-mode ESD events are illustrated in Fig. 9(b) . Thus, the WCFOD can be fully turned on to bypass ESD current before the output transistor is damaged by the PS-mode ESD voltage. So, the slew-rate-controlled output transistors can be eectively protected by this proposed WCFOD without using the series resistor between the drains and the output pad.
This WCFOD is quite dierent to the ®eld-oxide device in[16±18]. In[16±18], the ®eld-oxide device is used only as a coupling device, not as the ESD current discharging device. The ESD current is still discharged through the output NMOS transistor in[16±18]. The ESD failure voltage per unit layout area of the ®eld-oxide device can be about 3±4 times higher than that of the thin-oxide short-channel NMOS device with LDD structure. So, this WCFOD can perform high ESD protection within a smaller layout area for the slew-rate-controlled output buer to save the chip size. The coupling capacitor Cp in WCFOD can be realized by inserting the poly layer right under the wire-bonding metal pad, as shown in Fig. 8(b) , without increasing layout area to the output pad. Such layout skill to realize the coupling capacitor had been successfully veri®ed in an input ESD protection circuit [37, 38] . The sustaining resistor Rp can be realized by the poly line around the output pad without increasing the total layout area of the chip. The Cp and Rp are designed to keep the ®eld-oxide device o in the normal operating conditions, but to turn on the ®eld-oxide device in the PS-mode ESD stress condition. Because the voltage level and the rise time between the normal output signal and the ESD pulse are quite dierent, the suitable Cp and Rp can be easily selected. The practical design for the Cp and Rp in the WCFOD can be calculated by using the equations of capacitor couple technique as derived in [37] . For a ®eld-oxide device with a dimension (width/length) of 173/0.9 (mm/mm) in the SRAM process, the coupling capacitor Cp is chosen as 0.86 pF, and the sustaining resistor Rp is chosen as 24 kO.
Modi®ed well-coupled ®eld-oxide device for advanced processes
A modi®ed structure for the WCFOD is shown in Fig. 10(a) with the corresponding cross-sectional view shown in Fig. 10(b) . In this modi®ed WCFOD, the Rp is realized by a long-channel thin- ESD protection for slew-rate-controlled output bueroxide NMOS device MN3 with its gate connected to VDD. The MN3 device is made in another Pwell, which is directly biased at VSS. This modi®ed WCFOD is especially suitable for output ESD protection in the advanced deep-submicron CMOS technology with polycide or salicide processes, because the sheet resistance of poly layer in the polycide/salicide process, is very small. The realization of a 24 kO resistor by the poly line becomes inecient because it occupies too much layout area. But the voltage sustaining eect in the P-well of the ®eld-oxide device can be easily realized by the MN3 with only a very small device dimension to save layout area.
In normal operating condition of the slew-ratecontrolled output buer, the separated P-well of the ®eld-oxide device is biased to VSS through the turned-on MN3 device. Thus, the ®eld-oxide device in the normal operating condition is kept o. In the PS-mode ESD stress condition with grounded VSS pin, MN3 device is initially o while the ESD pulse occurs on the output pad. Thus, the positive ESD transient voltage coupled to the P-well through the capacitor Cp is held in the P-well by the MN3 in the o state, so as to turn on the ®eld-oxide device to bypass ESD current. Because the MN3 device is not directly stressed by the ESD voltage, MN3 can be designed with a much smaller device dimension to save layout area. A practical design of the device dimension (W/L) of MN3 is only 3/10. Because the gate of MN3 is connected to VDD, the overstress voltage in the VDD-to-VSS ESD stress condition Fig. 11 . Three previous designs of output ESD protection for comparison, in (a) using the series resistor, in (b) using the double-diode structure with series resistor, and in (c) using the ®eld-oxide device with series resistor.
may cause the gate-oxide rupture on the MN3 device. An ecient VDD-to-VSS ESD clamp circuit has to be added between the VDD and VSS power lines in the whole-chip ESD protection design [39, 40] .
ESD protection with previous designs
Three previous designs of output ESD protection are also made in the same chip for comparison. One previous design is to directly add a series resistor into the drain of MN2 device to limit the large ESD transient current through the snapback-breakdown MN2 device. The equivalent circuit of such design with the series resistor R2 is shown in Fig. 11(a) . The series resistor R2 is realized by the poly layer with sheet resistance of 60 O in this SRAM process. The poly resistor is added between every ®nger of MN2's drain and the output pad.
In [6] , it was reported that the PS-mode ESD protection for output pad can be signi®cantly improved by adding a PMOS device from the output pad to VDD. This PMOS device can dissipate some ESD energy to the VDD power line through the forward conducting drain-to-bulk junction diode in the PMOS device, so as to improve ESD protection for the pull-down output NMOS device under the PSmode ESD stress. But, in this SRAM IC with consideration of layout area and latchup issue, the slew-rate-controlled output buer has been designed without using the PMOS device as the pull-up transistor. Another method to provide a diode from the output pad to VDD without causing latchup issue is to use the double-diode protection structure [26] . The second previous design of output ESD protection by using the double-diode structure is shown in Fig. 11(b) . Because the breakdown voltage of Dn is higher than the snapback-breakdown voltage of the short-channel output transistor MN2, the series resistor R2 was added into the drain region of MN2 device as that shown in Fig. 11(b) . With the series resistor R2, the diode Dn can be broken down to bypass ESD current before the MN2 device is damaged by the PS-mode ESD voltage.
The third previous design to improve PS-mode ESD protection for the slew-rate-controlled output buer is to use the ®eld-oxide device [31] . The ®eld-oxide device is placed in parallel with the MN2 device from the output pad to VSS. The equivalent circuit is shown in Fig. 11(c) . As reported in [31] , the series resistor R2 still has to be added into the drain region of MN2 to protect MN2, because the breakdown voltage of the ®eld-oxide device is higher than that of the MN2 device. The dimension (width/length) of the ®eld-oxide device in Fig. 11(c) in the test chip is kept the same as that in the WCFOD for comparison.
EXPERIMENTAL RESULTS AND DISCUSSIONS
An SRAM product is used to verify the ESD protection eciency on the dierent protection designs. The ®ve dierent designs (WCFOD, modi®ed WCFOD, and three previous designs) have been implemented in ®ve 256 K high-speed SRAM chips in a 5 V 0.5 mm N-substrate/twin-well CMOS process with LDD structure to investigate the eciency of ESD protection. All the conditions of these ®ve SRAM chips are set the same excluding the designs of output ESD protection, and they are fabricated in the same wafer. The spacing of drain contact to poly gate edge in the output NMOS transistors of the ®ve SRAM chips is kept the same of 5 mm. The internal cores of these ®ve chips are the same but only with dierent output ESD protection designs. There are eight I/O pads in each 256 K SRAM chip, and the series resistor R2 with dierent resistance from the drain ®ngers of the MN2 to the output pad is split in these eight pads. The series drain resistor is split as 0, 80, 150, and 300 O in each test chip to investigate its protection eciency.
ESD testing results
The ®ve 256 K high-speed SRAM chips with ®ve dierent output ESD protection designs are tested by the Zapmaster ESD simulator [41] in the human body model (HBM) to investigate the eciency of ESD protection. The ESD failure criterion is de®ned as that the leakage current of the I/O pad with output buer and ESD protection circuit in its high-impedance state is above 1 mA under VDD (VSS) bias of 6 V (0 V). The high-impedance state of each I/O pin can be controlled by a chip-selected pin of the SRAM IC. The PS-mode ESD testing results of the ®ve designs are summarized in Fig. 12 with dierent drain series resistance.
In Fig. 12 , the PS-mode ESD failure voltage of the slew-rate-controlled output buer in the SRAM ICs with the three previous ESD protection designs Fig. 12 . The ESD failure voltage of the ®ve dierent output ESD protection designs in the PS-mode HBM ESD testing with dierent drain series resistance.
is not improved as the series drain resistor R2 is too small. With the output ESD protection design of Fig. 11(a) , the ESD failure voltage is not improved even if the series resistor R2 in each drain ®nger of output transistor is up to 300 O. Because there is no other ESD discharging path connected to the output pad except the output transistor, the ESD current is still discharged through the output NMOS transistor in Fig. 11(a) . In the HBM ESD standard of MIL-STD-833C, the HBM discharging resistor from the HBM capacitor of 100 pF to the DUT (device-under-test) is as large as 1.5 kO. The series resistor of 300 O in each drain ®nger of the output transistor is much smaller than the HBM discharging resistor, so the series drain resistor of only 300 O has no improvement in the output ESD protection.
In the previous ESD protection design of Fig. 11(b) , there are additional double diodes used to protect the output transistor with a series drain resistor R2. The breakdown voltage of the diode Dn in the SRAM process is about 12.2 V but the snapback-breakdown voltage of the short-channel output NMOS transistor is only 11.9 V, so the output transistor is ®rst stressed and broken down by the ESD voltage if the series drain resistor R2 is too small. As the resistance of R2 is increased, the diodes Dn and Dp will share more part of ESD current from the output transistor. So, the ESD protection is improved as R2 is increased. From the experimental results, while the resistance of R2 is more than 80 O, the improvement of output ESD protection is dominated by the double-diode structure and its ESD failure voltage is kept at about 3.5 kV.
With the previous ESD protection design in Fig. 11(c) , the breakdown voltage of the ®eld-oxide device is about 13 V. So, it still needs to add the series drain resistor R2 to perform eective ESD protection for the output transistor. As the resistance of R2 is increased, the ESD failure threshold of the SRAM IC is also increased. As the resistance of R2 is higher than 150 O, the ESD protection is dominated by the ®eld-oxide device and its ESD failure voltage is kept at about 3 kV. The larger device dimension of the ®eld-oxide device can provide higher ESD failure voltage, but this also increases more layout area to the output pad. These three previous designs with a series resistor into the drain of output transistor have some improvement on ESD reliability but they also cause much degradation on circuit performance such as the current driving/sinking capability, the output signal timing, and the VOL level.
As the slew-rate-controlled output buer is protected by the WCFOD with the same device dimensions of output transistors and the ®eld-oxide device, the PS-mode ESD failure voltage is improved as high as 6.5 kV in the SRAM test chip. The ESD failure voltage of the output buer protected by the modi®ed WCFOD is also improved up to 5 kV under the same device dimensions. The slew-rate-controlled output buers protected by the WCFOD or the modi®ed WCFOD are also tested in the machine-model (MM) ESD events, and their MM ESD failure threshold is improved as high as 750 V, whereas the MM ESD failure voltage of the original slew-rate-controlled output buer is only 100 V. The MM ESD failure voltage of the slewrate-controlled output buers protected by the diodes or the ®eld-oxide device with drain series resistor is around 350 V. This practically veri®es the excellent performance of the WCFOD and the modi®ed WCFOD for ESD protection in the slewrate-controlled output buers. Because the ESD transient voltage is coupled to the P-well of ®eld-oxide device to trigger on the lateral bipolar action, the WCFOD or the modi®ed WCFOD can be turned on with a much lower trigger voltage to early bypass ESD current from the output pad to VSS. Therefore, the output transistor can be eectively protected by the WCFOD or the modi®ed WCFOD without adding the extra series resistor R2 into the drain of the output transistor. Without adding the series resistor into the drain of output transistor, the output driving/sinking capability of the slew-rate-controlled output buers is not degraded by the WCFOD or the modi®ed WCFOD. So, this proposed output ESD protection with the WCFOD and the modi®ed WCFOD is very suitable for CMOS ICs in advanced submicron or deep-submicron CMOS technologies to eectively improve ESD reliability of the slew-rate-controlled output buers without causing any degradation on circuit performance.
Leakage current
Another concern for the P-well of the ®eld-oxide device connected to VSS through a poly resistor or a long-channel NMOS device is the o-state leakage current as the WCFOD is applied to protect an I/O pad. In an I/O pad, it may become a high-impedance state as the output transistors are kept o by the control of internal circuits. The leakage current on the I/O pads of the ®ve SRAM test chips with dierent output ESD protection designs has been investigated. A chip-selected pin in the ®ve SRAM test chips, which can keep all the I/O pins in the high-impedance state, is used to turn o the output transistor. A voltage sweeping from 0V to 5 V generated by HP4145 is applied to the I/O pin under the high-impedance condition, and then the input current is observed as the leakage current of the pin.
The ®ve SRAM test chips with dierent output ESD protection designs and dierent series resistors are measured. The I/O pin with WCFOD (or modi®ed WCFOD) is found to have the maximum leakage current of 1.8 pA (or 1.9 pA), whereas the maximum leakage current in the original design is 1.7 pA. The maximum leakage current of the I/O pad with the three previous output ESD protection designs is around 1.7±1.8 pA under the dierent drain series resistance. The maximum leakage current of I/O pin with the WCFOD or the modi®ed WCFOD is a little (about 0.1±0.2 pA) higher than that of the original design due to the indirect bias on the P-well of the WCFOD device.
Eciency of the well-coupled design
To verify the eciency of well-coupled technique for output ESD protection with the proposed WCFOD and modi®ed WCFOD, a voltage pulse generated from HP8116A (pulse generator) with a pulse width of 400 nS and a rise time around 5 nS is applied to the I/O pin of the test chip under the bias of 5 V VDD and 0 V VSS. An oscilloscope is used to monitor the voltage waveform on the I/O pin. The chip-selected pin is also used to turn the output transistors o, so each I/O pad is in its high-impedance state. If the output ESD protection circuit is not triggered on by the applied voltage pulse, the voltage waveform on the I/O pin is not degraded. If enough transient voltage is coupled through the Cp to the P-well of the WCFOD or the modi®ed WCFOD structures due to the rising edge of the applied voltage pulse on the I/O pin, the voltage waveform of the applied voltage pulse will be clamped by the turned-on WCFOD or modi®ed WCFOD. The voltage peak of the applied voltage pulse can be adjusted to ®nd the trigger voltage of the WCFOD and the modi®ed WCFOD in output ESD protection circuit.
When the voltage peak of the applied voltage pulse is increased up to 7.1 V, as shown in Fig. 13(a) , the WCFOD in the I/O pad is still not triggered on. Therefore, there is no degradation on the pulse-type voltage waveform in Fig. 13(a) . If the voltage peak is increased more than 7.1 V, the WCFOD can be triggered on and the voltage waveform on the I/O pin is degraded. A typical degraded voltage waveform is shown in Fig. 13(b) , where the voltage peak of the applied voltage pulse is 8.5 V with a rise time of about 5 nS. In Fig. 13(b) , the 8.5 V pulse-type voltage waveform is degraded just after the rising edge of the applied voltage pulse. The rising edge of the applied voltage pulse triggers on the WCFOD, so the voltage waveform on the pad is clamped by the turned-on WCFOD after the rising edge.
Similarly, the output ESD protection with the modi®ed WCFOD is also tested by the same method. The test results show that the applied voltage pulse on the I/O pin with a voltage peak of 7.5 V is still not triggered on the modi®ed WCFOD structure. But, if the voltage peak is higher than 7.5 V, the modi®ed WCFOD can be triggered on and causes degradation on the voltage waveform of the applied voltage pulse.
With above experimental veri®cation, the minimum voltage peak to trigger on the WCFOD (modi®ed WCFOD) has been found to be about 7.1 V (7.5 V). So, these WCFOD and modi®ed WCFOD structures in the output ESD protection circuit of the I/O pin are not triggered on by the normal 5 V input/output signals. The snapback-trigger voltage of the ®eld-oxide device is 13 V, but the pulse-type trigger voltage of the proposed WCFOD (modi®ed WCFOD) is lowered to only 7.1 V (7.5 V). Therefore, the external overstress voltage, such as the ESD pulse, can be bypassed by the early turned-on WCFOD or modi®ed WCFOD structures to protect the slew-rate-controlled output buers. This veri®es the excellent eciency of the proposed well-coupled technique. Moreover, because the trigger voltage of the WCFOD is lower than that of the modi®ed WCFOD, ESD current on the I/O pad can be earlier and more eectively bypassed by the WCFOD. The trigger voltage (7.5 V) of the modi®ed WCFOD slightly higher ESD protection for slew-rate-controlled output buerthan that (7.1 V) of the WCFOD is due to the capacitance eect in the MN3 device, because some of the ESD transient trigger current coupled from the Cp to the node VB is bypassed to ground through the parasitic capacitance in the MN3 device. This is the main reason why the WCFOD has a higher PSmode ESD failure voltage than the modi®ed WCFOD, even if these two structures have the same device dimension of ®eld-oxide device for output ESD protection.
CONCLUSION
A new ESD protection technique for slew-ratecontrolled output buer with well-coupled ®eld-oxide device (WCFOD) has been successfully veri®ed and practically applied in a 0.5 mm 256 K highspeed SRAM product. A modi®ed WCFOD for the advanced CMOS technologies with polycide or salicide processes is also proposed. The output ESD protection with the WCFOD or the modi®ed WCFOD has the bene®ts of lower trigger voltage, higher ESD protection capability, but without adding the series resistor into the drain of output NMOS transistors. The ESD reliability of slew-ratecontrolled output buers have been eectively improved without causing any degradation on circuit performance of the high-speed SRAM IC. The HBM (MM) ESD reliability of this SRAM product has been improved up to above 5 kV (750 V), whereas the original output buer just can sustain the PS-mode ESD stress of 1 kV (100 V) only.
With obvious advantages of lower trigger voltage and higher ESD robustness, the proposed WCFOD and modi®ed WCFOD structures are also suitable to protect the thinner gate oxide of input stages in the deep-submicron CMOS technologies.
